			ATTY DUCKET NO		SERIAL NO	
LIST OF RET	TEHENCES CITED BY A	APPLICANT	100665.0047US1		10/026,135	
(Use several Pice	5,851,344  5,906,042  5,906,042  5,925,414  07/20/99  Nozzle and N	Jesse Pedigo, et al.	Jesse Pedigo, et al.			
AP	30,100		12/20/01			
ATEN	ATENT DOCUMENTS    100					
U.S. PATENT D	OCUMENTS					
*EXAMINER INITIAL	DOCUMENT NUMBER	DAIL.	NAME	CLASS	SUBCLASS	PHINO DATE IL APPROPRATI
KS	5,851,344	12/22/98	Ultrasonic Wave Assisted Contact Hole Filling	156	379.6	12/22/98
	5,906,042	05/25/99	Method and Structure to Interconnect Traces of Two Conductive Layers in a Printed Circuit Board	29	852	10/04/95
	5,925,414	07/20/99	Nozzle and Method for Extruding Conductive Paste into High Aspect Ratio Openings	427	282	07/20/99
	5,994,779	11/30/99	Semiconductor Fabrication Employing a Spacer Metallization Technique	257	773	05/02/97
	6,000,129	12/14/99	Process for Manufacturing a Circuit with Filled Holes	29	852	03/12/98
	6,009,620	01/04/00	Method of Making a Printed Circuit Board Having Filled Holes	29	852	07/15/98
	6,079,100	06/27/00	Method of Making a Printed Circuit Board Having Filled Holes and Fill Member for Use Therewith	29	852	05/12/98
	6,090,474	07/18/00	Flowable Compositions and Use in Filling Vias and Plated Through-Holes	428	209	07/18/00
	6,106,891	08/22/00	Via Fill Compositions for Direct Attach of Devices and Method for Applying Same	427	97	12/18/98
	6,138,350	10/31/00	<u> </u>	29	852	02/25/98
	6,153,508	11/28/00	Multi-Layer Circuit Having a Via Matrix Interlayer Connection and Method for Fabricating the Same	438	622	02/19/98
	6,276,055	08/21/01	Method and Apparatus for Forming Plugs in Vias of a Circuit Board Layer	29	852	09/24/98
	6,281,448	08/28/01	Printed Circuit Board and Electronic Components	174	260	08/10/99
15	6,282,782	09/04/01	Forming Plugs in Vias of Circuit Board Layers and Subassemblies	29	852	09/02/99
			REO			
	· ·		APPOLEVED		·	
			3 2002			
FOREIGN PATE	NT DOCUMENTS		RECEIVED  APR 0 3 2002  TC 1700			
	DOCUMENT SUMBLE	HAIF	(TH NIRY	CLASS	SUB-EASS	HANNLATEA  VES NO
	1:P 0 194 247 A2		not considered no date			

LIST OF REFERENCES CITED BY APPLICANT

(Use several sheets if necessary)

100665.0047US1

SERIAL NO 10/026,135

\_\_\_\_

Jesse Pedigo, et al.

FIUNG DATE 12/20/01

APR 0 3 2

TC 1700

## U.S. PATENT DOCUMENTS

EXAMINER: INITIM	DOCUMENT NUMBER	DATI	NAME	CLASS	SUBCLASS	BLING DAT
KS	3,601,523	08/24/71	Through Hole Connectors	174	68.5	06/19/70
	4,106,187	08/15/78	Curved Rigid Printed Circuit Boards	29	625	01/16/76
V.	4,283,243	08/11/81	Use of Photosensitive Stratum to Create Through-Hole Connections in Circuit Boards	156	237	03/20/80
	4,360,570	11/23/82	Use of Photosensitive Stratum to Create Through-Hole Connections in Circuit Boards	428	596	06/15/81
	4,622,239	11/11/86	Method and Apparatus for Dispensing Viscous  Materials	427	96	02/18/86
	4,700,474	10/20/87	Apparatus and Method for Temporarily Scaling Holes in Printed Circuit Boards	29	846	11/26/86
	4,777,721	10/18/88	Apparatus and Method for Temporarily Scaling Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
	4,783,247	11/8/88	Method and Manufacture for Electrically Insulating Base Material Used in Plated-Through Printed Circuit Panels	204	181.1	05/15/86
	4,884,337	12/05/89	Method for Temporarily Scaling Holes in Printed Circuit Boards Utilizing a Thermodeformable Material	29	846	10/15/87
	4,964,948	10/23/90	Printed Circuit Board Through Hole Technique	156	659	11/13/89
	4,995,941	02/26/91	Method of Manufacture Interconnect Device	156	630	05/15/89
	5,053,921	10/01/91	Multilayer Interconnect Device and Method of Manufacture Thereof	361	386	10/23/90
·	5,058,265	10/22/91	Method for Packaging a Board of Electronic Components	29	852	09/10/90
11	5,145,691	09/08/92	Apparatus for Packing Filler into Through-Holes or the Like in a Printed Circuit Board	425	110	03/22/91
	5,220,723	06/22/93	Process for Preparing Multi-Layer Printed Wiring Board	29	830	11/04/91
	5,274,916	01/04/94	Method of Manufacturing Ceramic Multilayer Electronic Component	29	848	12/17/92
	5,451,721	09/19/95	Multilayer Printed Circuit Board and Method for Fabricating Same	174	261	09/24/91
	5,456,004	10/10/95	Anisotropic Interconnect Methodology for Cost Effective Manufacture of High Density Printed Circuit Boards	29	852	01/04/94
(5)	5,471,091	11/28/95	Techniques for Via Formation and Filling	257	752	08-26/91

XAMIN	ER ZI.	Stor		DATE CONSIDERED  8-5-03			
			-	·		· · · · · · · · · · · · · · · · · · ·	
0							
					<u> </u>	····	
THER I	REFERENC	CES (Including Author, Title	, Date, Pertinent I	Pages, Etc.)		•	<u>I</u>
		DOCUMENT NUMBER	DATE:	COUNTRY	CLASS	SCHUTASS	TRANSLATION  YES SO
OREIG:	N PATENT	DOCUMENTS				1	
KS	<b>)</b>	5,824,155	10/20/98	Method and Apparatus for Dispensing Viscous Material	118	410	11/08/95
		5,822,856	10/20/98	Manufacturing Circuit Boards Assemblies Having Filled Vias	29	832	06/28/96
		5,766,670,	06/16/98	Via Fill Compositions for Direct Attach of Devices and Methods for Applying Same	427	8	11/17/93
Ī		5,761,803	06/09/98	Method of Forming Plugs in Vias of A Circuit Board by Utilizing a Porous Membrane	29	852	06/26/96
		5,753,976	05/19/98	Multi-Layer Circuit Having a Via Matrix Interlayer  Connection	257	774	06/14/96
		5,744,285	04/28/98	Composition and Process for Filling Vias	430	318	07/18/96
		5,699,613	12/23/97	Fine Dimension Stacked Vias for a Multiple Layer Circuit Board Structure	29	852	09/25/95
		5,662,987	09/02/97	Multilayer Printed Wiring Board and Method of Making Same	428	209	02/01/96
		5,637,834	06/10/97	Multilayer Circuit Substrate and Method for Forming Same	174	264	02/05/15
		5,610,103	03/11/97	Ultrasonic Wave Assisted Contact Hole Filling	437	EC	12/12/95
	,	5,591,353	01/07/97	Mount Printed Wire Boards with Copper Plated Through Holes by the Chemical Planarization Method	216	18 MA	08/1 <del>8/94</del>
1	LE LERT 3	5,578,151	11/26/96	Manufacture of A Multi-Layer Interconnect Structure  Reduction of Surface Copper Thickness on Surface	156	64 R	03/01/95
	1 2002	5,540,779	07/30/96	Apparatus for Manufacture of Multi-Layer Ceramic Interconnect Structures	118 -	692	03/01/95
) P.	2 3	5,532,516	7/02/96	Techniques for Via Formation and Filling	257	752	03/28/95

in conformance and not considered. Include copy of this form with next communication to applicant.

RECEIVED

APR 0 3 2002

TC 1700

insidered 2		
•		•
l	+ +	$\dashv$
· C.		
EIVED 3 2002		
<sup>20</sup> 02		
00		
		1
- -		

KS	Via Etching Process, February 1972	7
145	Multilayer Printed Circuit Board Connections, April 1996	
15	Process for Forming Copper Clad Vias, August 1989	
EXAMINER	My store. Date considered 8-5-03	
*EXAMINER: In in conformance	nitial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not see and not considered. Include copy of this form with next communication to applicant.	



RECEIVED

APR 0 3 2002

TC 1700

-	EP 0 71 358 A2					Γ
	EP 0 723 388 A1					┝
E TO	GB 2 120 017 A		!			┝
0.700	GD 3 241 247 A					 H
neure set	GH 2 246 912 A					卜
e mark	JP 04239193	<del>                                     </del>				t
	JP 05275819	//				l
	JP 53-10487		mai constitut			r
	JP 54-139065					
	JP 62-277794					Γ
	JP 62-287696	• =				
	JP 03004595					
	JP 04186792		, -1-3/2/			
	JP 07176871					ľ
	JP 08172265		RECEIVED  APR 0 3 2002  TC 1700			
	JP 08191184		APR 0 2 VED		V	
	JP 09321399		TC 170			
	JP 09083135		1700	``		
	JP 10065339					
	JP 10256687		1			
	JP 11054909					
	JP 1173696					
	JP 1236 <del>694</del>	·				
	JP 58011172					L
	FR 2 684 836	/				 L
	FR 2 714 567					
	WO 86:06243					

**MENO 37634**